The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
Propusemos a Lógica de Recuperação de Energia Reversível (RERL) usando um esquema de clock de 8 fases, que é uma lógica adiabática reversível de trilho duplo para aplicações de energia ultrabaixa. Como eliminamos a perda de energia não adiabática no RERL usando o conceito de lógica reversível, o RERL tem apenas perdas adiabáticas e de vazamento. Neste artigo explicamos seu funcionamento e projeto lógico e apresentamos sua simulação e resultados experimentais. Também apresentamos um gerador de energia com clock de 8 fases e eficiência energética que usa um indutor fora do chip. Com os resultados da simulação para o somador completo, confirmamos que o circuito RERL consumiu substancialmente menos energia do que outros circuitos lógicos em operação em baixa velocidade. Avaliamos um chip de teste implementado com tecnologia CMOS de 0.6 µm, que integrava uma cadeia de inversores com um gerador de energia sincronizado. Nos resultados experimentais, o circuito RERL consumiu apenas 4.5% da energia dissipada de um circuito CMOS estático a uma velocidade operacional ideal de 40 kHz. Concluindo, o RERL é adequado para aplicações que não requerem alto desempenho, mas baixo consumo de energia, pois seu consumo de energia pode ser reduzido ao mínimo reduzindo a frequência de operação até que as perdas adiabáticas e de vazamento sejam iguais.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copiar
Joonho LIM, Dong-Gyu KIM, Soo-Ik CHAE, "Reversible Energy Recovery Logic Circuits and Its 8-Phase Clocked Power Generator for Ultra-Low-Power Applications" in IEICE TRANSACTIONS on Electronics,
vol. E82-C, no. 4, pp. 646-653, April 1999, doi: .
Abstract: We proposed Reversible Energy Recovery Logic (RERL) using an 8-phase clocking scheme, which is a dual-rail reversible adiabatic logic for ultra-low-energy applications. Because we eliminated non-adiabatic energy loss in RERL by using the concept of reversible logic, RERL has only adiabatic and leakage losses. In this paper we explain its operation and logic design and present its simulation and experimental results. We also present an energy-efficient 8-phase, clocked power generator that uses an off-chip inductor. With simulation results for the full adder, we confirmed that the RERL circuit consumed substantially less energy than other logic circuits at low-speed operation. We evaluated a test chip implemented with a 0.6-µm CMOS technology, which integrated a chain of inverters with a clocked power generator. In the experimental results, the RERL circuit consumed only 4.5% of the dissipated energy of a static CMOS circuit at an optimal operating speed of 40 kHz. In conclusion, RERL is suitable for the applications that do not require high performance but low-energy consumption because its energy consumption can be decreased to the minimum by reducing the operating frequency until adiabatic and leakage losses are equal.
URL: https://global.ieice.org/en_transactions/electronics/10.1587/e82-c_4_646/_p
Copiar
@ARTICLE{e82-c_4_646,
author={Joonho LIM, Dong-Gyu KIM, Soo-Ik CHAE, },
journal={IEICE TRANSACTIONS on Electronics},
title={Reversible Energy Recovery Logic Circuits and Its 8-Phase Clocked Power Generator for Ultra-Low-Power Applications},
year={1999},
volume={E82-C},
number={4},
pages={646-653},
abstract={We proposed Reversible Energy Recovery Logic (RERL) using an 8-phase clocking scheme, which is a dual-rail reversible adiabatic logic for ultra-low-energy applications. Because we eliminated non-adiabatic energy loss in RERL by using the concept of reversible logic, RERL has only adiabatic and leakage losses. In this paper we explain its operation and logic design and present its simulation and experimental results. We also present an energy-efficient 8-phase, clocked power generator that uses an off-chip inductor. With simulation results for the full adder, we confirmed that the RERL circuit consumed substantially less energy than other logic circuits at low-speed operation. We evaluated a test chip implemented with a 0.6-µm CMOS technology, which integrated a chain of inverters with a clocked power generator. In the experimental results, the RERL circuit consumed only 4.5% of the dissipated energy of a static CMOS circuit at an optimal operating speed of 40 kHz. In conclusion, RERL is suitable for the applications that do not require high performance but low-energy consumption because its energy consumption can be decreased to the minimum by reducing the operating frequency until adiabatic and leakage losses are equal.},
keywords={},
doi={},
ISSN={},
month={April},}
Copiar
TY - JOUR
TI - Reversible Energy Recovery Logic Circuits and Its 8-Phase Clocked Power Generator for Ultra-Low-Power Applications
T2 - IEICE TRANSACTIONS on Electronics
SP - 646
EP - 653
AU - Joonho LIM
AU - Dong-Gyu KIM
AU - Soo-Ik CHAE
PY - 1999
DO -
JO - IEICE TRANSACTIONS on Electronics
SN -
VL - E82-C
IS - 4
JA - IEICE TRANSACTIONS on Electronics
Y1 - April 1999
AB - We proposed Reversible Energy Recovery Logic (RERL) using an 8-phase clocking scheme, which is a dual-rail reversible adiabatic logic for ultra-low-energy applications. Because we eliminated non-adiabatic energy loss in RERL by using the concept of reversible logic, RERL has only adiabatic and leakage losses. In this paper we explain its operation and logic design and present its simulation and experimental results. We also present an energy-efficient 8-phase, clocked power generator that uses an off-chip inductor. With simulation results for the full adder, we confirmed that the RERL circuit consumed substantially less energy than other logic circuits at low-speed operation. We evaluated a test chip implemented with a 0.6-µm CMOS technology, which integrated a chain of inverters with a clocked power generator. In the experimental results, the RERL circuit consumed only 4.5% of the dissipated energy of a static CMOS circuit at an optimal operating speed of 40 kHz. In conclusion, RERL is suitable for the applications that do not require high performance but low-energy consumption because its energy consumption can be decreased to the minimum by reducing the operating frequency until adiabatic and leakage losses are equal.
ER -