The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
Este artigo examina brevemente as tecnologias de arquitetura de processadores recentes ou futuros de alto desempenho e baixo consumo de energia para melhorar o desempenho e o consumo de energia/energia simultaneamente. Alcançar alto desempenho e baixo consumo de energia ao mesmo tempo impõe muitos desafios ao design do processador e, portanto, nos dá muitas oportunidades para desenvolver novas tecnologias. O artigo também tenta fornecer alguns insights sobre a direção da tecnologia no futuro.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copiar
Kazuaki MURAKAMI, Hidetaka MAGOSHI, "Trends in High-Performance, Low-Power Processor Architectures" in IEICE TRANSACTIONS on Electronics,
vol. E84-C, no. 2, pp. 131-138, February 2001, doi: .
Abstract: This paper briefly surveys architectural technologies of recent or future high-performance, low-power processors for improving the performance and power/energy consumption simultaneously. Achieving both high performance and low power at the same time imposes a lot of challenges on processor design, and therefore gives us a lot of opportunities for devising new technologies. The paper also tries to provide some insights into the technology direction in future.
URL: https://global.ieice.org/en_transactions/electronics/10.1587/e84-c_2_131/_p
Copiar
@ARTICLE{e84-c_2_131,
author={Kazuaki MURAKAMI, Hidetaka MAGOSHI, },
journal={IEICE TRANSACTIONS on Electronics},
title={Trends in High-Performance, Low-Power Processor Architectures},
year={2001},
volume={E84-C},
number={2},
pages={131-138},
abstract={This paper briefly surveys architectural technologies of recent or future high-performance, low-power processors for improving the performance and power/energy consumption simultaneously. Achieving both high performance and low power at the same time imposes a lot of challenges on processor design, and therefore gives us a lot of opportunities for devising new technologies. The paper also tries to provide some insights into the technology direction in future.},
keywords={},
doi={},
ISSN={},
month={February},}
Copiar
TY - JOUR
TI - Trends in High-Performance, Low-Power Processor Architectures
T2 - IEICE TRANSACTIONS on Electronics
SP - 131
EP - 138
AU - Kazuaki MURAKAMI
AU - Hidetaka MAGOSHI
PY - 2001
DO -
JO - IEICE TRANSACTIONS on Electronics
SN -
VL - E84-C
IS - 2
JA - IEICE TRANSACTIONS on Electronics
Y1 - February 2001
AB - This paper briefly surveys architectural technologies of recent or future high-performance, low-power processors for improving the performance and power/energy consumption simultaneously. Achieving both high performance and low power at the same time imposes a lot of challenges on processor design, and therefore gives us a lot of opportunities for devising new technologies. The paper also tries to provide some insights into the technology direction in future.
ER -