The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
Neste artigo, é apresentado um PLA de alta velocidade baseado em circuitos lógicos de arranjo dinâmico com amplificadores latch sense. O presente circuito consiste em matrizes de células lógicas, linhas de bits de trilho duplo, amplificadores de detecção de trava e blocos de controle. Ao usar um esquema de compartilhamento de carga e amplificadores de detecção de trava, as oscilações de tensão das linhas de bits são reduzidas em comparação com os circuitos convencionais, conseguindo-se assim uma operação de alta velocidade e baixa potência. A presente configuração lógica de array pode realizar qualquer função lógica expressa na forma de soma de produtos usando a estrutura PLA. Como uma aplicação do PLA proposto, um comparador binário de 32 bits é projetado e implementado em um processo CMOS duplo-poli triplo-metal de 0.6 µm. Os resultados da simulação HSPICE mostram um melhor desempenho em comparação aos circuitos convencionais. Testes funcionais usando sondagem por feixe de elétrons mostram que o circuito atual opera corretamente.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copiar
Hiroaki YAMAOKA, Makoto IKEDA, Kunihiro ASADA, "A High-Speed PLA Using Dynamic Array Logic Circuits with Latch Sense Amplifiers" in IEICE TRANSACTIONS on Electronics,
vol. E84-C, no. 9, pp. 1240-1246, September 2001, doi: .
Abstract: In this paper, a high-speed PLA based on dynamic array logic circuits with latch sense amplifiers is presented. The present circuit consists of logic cell arrays, dual-rail bit-lines, latch sense amplifiers, and control blocks. By using a charge sharing scheme and latch sense amplifiers, voltage swings of the bit-lines are reduced compared to the conventional circuits, thus a high-speed and low-power operation is achieved. The present array logic configuration can realize any logic function expressed in the sum-of-products form by using PLA structure. As an application of the proposed PLA, a 32-bit binary comparator is designed and implemented in a 0.6-µm double-poly triple-metal CMOS process. Results of HSPICE simulation show a better performance compared to the conventional circuits. Functional testing using electron beam probing shows that the present circuit operates correctly.
URL: https://global.ieice.org/en_transactions/electronics/10.1587/e84-c_9_1240/_p
Copiar
@ARTICLE{e84-c_9_1240,
author={Hiroaki YAMAOKA, Makoto IKEDA, Kunihiro ASADA, },
journal={IEICE TRANSACTIONS on Electronics},
title={A High-Speed PLA Using Dynamic Array Logic Circuits with Latch Sense Amplifiers},
year={2001},
volume={E84-C},
number={9},
pages={1240-1246},
abstract={In this paper, a high-speed PLA based on dynamic array logic circuits with latch sense amplifiers is presented. The present circuit consists of logic cell arrays, dual-rail bit-lines, latch sense amplifiers, and control blocks. By using a charge sharing scheme and latch sense amplifiers, voltage swings of the bit-lines are reduced compared to the conventional circuits, thus a high-speed and low-power operation is achieved. The present array logic configuration can realize any logic function expressed in the sum-of-products form by using PLA structure. As an application of the proposed PLA, a 32-bit binary comparator is designed and implemented in a 0.6-µm double-poly triple-metal CMOS process. Results of HSPICE simulation show a better performance compared to the conventional circuits. Functional testing using electron beam probing shows that the present circuit operates correctly.},
keywords={},
doi={},
ISSN={},
month={September},}
Copiar
TY - JOUR
TI - A High-Speed PLA Using Dynamic Array Logic Circuits with Latch Sense Amplifiers
T2 - IEICE TRANSACTIONS on Electronics
SP - 1240
EP - 1246
AU - Hiroaki YAMAOKA
AU - Makoto IKEDA
AU - Kunihiro ASADA
PY - 2001
DO -
JO - IEICE TRANSACTIONS on Electronics
SN -
VL - E84-C
IS - 9
JA - IEICE TRANSACTIONS on Electronics
Y1 - September 2001
AB - In this paper, a high-speed PLA based on dynamic array logic circuits with latch sense amplifiers is presented. The present circuit consists of logic cell arrays, dual-rail bit-lines, latch sense amplifiers, and control blocks. By using a charge sharing scheme and latch sense amplifiers, voltage swings of the bit-lines are reduced compared to the conventional circuits, thus a high-speed and low-power operation is achieved. The present array logic configuration can realize any logic function expressed in the sum-of-products form by using PLA structure. As an application of the proposed PLA, a 32-bit binary comparator is designed and implemented in a 0.6-µm double-poly triple-metal CMOS process. Results of HSPICE simulation show a better performance compared to the conventional circuits. Functional testing using electron beam probing shows that the present circuit operates correctly.
ER -