The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
Um método para caracterizar a distribuição de tensão de parede em uma célula PDP CA de três eletrodos é discutido. O método utiliza um circuito de tensão de disparo em um plano de tensão bidimensional. A partir desta “impressão digital”, podem ser inferidos dados sobre as tensões relativas da parede, bem como sobre a não uniformidade das tensões da parede. As propriedades do loop são explicadas usando um modelo numérico simples baseado no traçado da linha de campo. O método de impressão digital é aplicado para analisar formas de onda de rampa no eletrodo de varredura e dados de um PDP de descarga superficial. Muitas características das medições podem ser entendidas em termos de distribuições uniformes de tensão de parede nos dielétricos que cobrem os eletrodos. Uma análise mais detalhada, no entanto, mostra que podem existir não uniformidades consideráveis na tensão de parede, que desempenham um papel importante no comportamento de disparo da célula.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copiar
Siebe de ZWART, Bart SALTERS, "Wall Voltage Fingerprint Method for a Three-Electrode PDP Cell" in IEICE TRANSACTIONS on Electronics,
vol. E85-C, no. 11, pp. 1877-1883, November 2002, doi: .
Abstract: A method to characterise the wall voltage distribution in a three-electrode AC PDP cell is discussed. The method makes use of a firing voltage loop in a two-dimensional voltage plane. From this "fingerprint," data on the relative wall voltages as well as on the non-uniformity of the wall voltages can be inferred. The properties of the loop are explained using a simple numerical model based on field line tracing. The fingerprint method is applied to analyse ramp waveforms on the scan and data electrode of a surface discharge PDP. Many features of the measurements can be understood in terms of uniform wall voltage distributions on the dielectrics covering the electrodes. A more detailed analysis, however, shows that considerable wall voltage non-uniformities can exist, which play an important role in the firing behaviour of the cell.
URL: https://global.ieice.org/en_transactions/electronics/10.1587/e85-c_11_1877/_p
Copiar
@ARTICLE{e85-c_11_1877,
author={Siebe de ZWART, Bart SALTERS, },
journal={IEICE TRANSACTIONS on Electronics},
title={Wall Voltage Fingerprint Method for a Three-Electrode PDP Cell},
year={2002},
volume={E85-C},
number={11},
pages={1877-1883},
abstract={A method to characterise the wall voltage distribution in a three-electrode AC PDP cell is discussed. The method makes use of a firing voltage loop in a two-dimensional voltage plane. From this "fingerprint," data on the relative wall voltages as well as on the non-uniformity of the wall voltages can be inferred. The properties of the loop are explained using a simple numerical model based on field line tracing. The fingerprint method is applied to analyse ramp waveforms on the scan and data electrode of a surface discharge PDP. Many features of the measurements can be understood in terms of uniform wall voltage distributions on the dielectrics covering the electrodes. A more detailed analysis, however, shows that considerable wall voltage non-uniformities can exist, which play an important role in the firing behaviour of the cell.},
keywords={},
doi={},
ISSN={},
month={November},}
Copiar
TY - JOUR
TI - Wall Voltage Fingerprint Method for a Three-Electrode PDP Cell
T2 - IEICE TRANSACTIONS on Electronics
SP - 1877
EP - 1883
AU - Siebe de ZWART
AU - Bart SALTERS
PY - 2002
DO -
JO - IEICE TRANSACTIONS on Electronics
SN -
VL - E85-C
IS - 11
JA - IEICE TRANSACTIONS on Electronics
Y1 - November 2002
AB - A method to characterise the wall voltage distribution in a three-electrode AC PDP cell is discussed. The method makes use of a firing voltage loop in a two-dimensional voltage plane. From this "fingerprint," data on the relative wall voltages as well as on the non-uniformity of the wall voltages can be inferred. The properties of the loop are explained using a simple numerical model based on field line tracing. The fingerprint method is applied to analyse ramp waveforms on the scan and data electrode of a surface discharge PDP. Many features of the measurements can be understood in terms of uniform wall voltage distributions on the dielectrics covering the electrodes. A more detailed analysis, however, shows that considerable wall voltage non-uniformities can exist, which play an important role in the firing behaviour of the cell.
ER -