The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
Um contador dividido por 4/5 de alta velocidade e tensão ultrabaixa com flip-flop D de entrada flutuante dinâmica (DFIDFF) é apresentado neste artigo. O DFIDFF proposto e as portas lógicas de controle são mesclados para reduzir a capacitância efetiva dos nós internos e externos e aumentar a velocidade operacional do contador dividido por 4/5. O contador de divisão por 4/5 proposto é fabricado em um processo CMOS de 0.13 µm. A frequência operacional máxima medida e o consumo de energia do contador são 600 MHz e 8.35 µW a uma tensão de alimentação de 0.5 V. Simulações HSPICE demonstram que o contador proposto (dividir por 4) reduz o produto de atraso de potência (PDP) em 37%, 71% e 57% daqueles do contador TGFF, do contador de Yang [1] e do E-TSPC contador [2], respectivamente.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copiar
Yu-Lung LO, Wei-Bin YANG, Ting-Sheng CHAO, Kuo-Hsing CHENG, "High-Speed and Ultra-Low-Voltage Divide-by-4/5 Counter for Frequency Synthesizer" in IEICE TRANSACTIONS on Electronics,
vol. E92-C, no. 6, pp. 890-893, June 2009, doi: 10.1587/transele.E92.C.890.
Abstract: A high-speed and ultra-low-voltage divide-by-4/5 counter with dynamic floating input D flip-flop (DFIDFF) is presented in this paper. The proposed DFIDFF and control logic gates are merged to reduce effective capacitance of internal and external nodes, and increase the operating speed of divide-by-4/5 counter. The proposed divide-by-4/5 counter is fabricated in a 0.13-µm CMOS process. The measured maximum operating frequency and power consumption of the counter are 600 MHz and 8.35 µW at a 0.5 V supply voltage. HSPICE simulations demonstrate that the proposed counter (divide-by-4) reduces power-delay product (PDP) by 37%, 71%, and 57% from those of the TGFF counter, Yang's counter [1], and the E-TSPC counter [2], respectively.
URL: https://global.ieice.org/en_transactions/electronics/10.1587/transele.E92.C.890/_p
Copiar
@ARTICLE{e92-c_6_890,
author={Yu-Lung LO, Wei-Bin YANG, Ting-Sheng CHAO, Kuo-Hsing CHENG, },
journal={IEICE TRANSACTIONS on Electronics},
title={High-Speed and Ultra-Low-Voltage Divide-by-4/5 Counter for Frequency Synthesizer},
year={2009},
volume={E92-C},
number={6},
pages={890-893},
abstract={A high-speed and ultra-low-voltage divide-by-4/5 counter with dynamic floating input D flip-flop (DFIDFF) is presented in this paper. The proposed DFIDFF and control logic gates are merged to reduce effective capacitance of internal and external nodes, and increase the operating speed of divide-by-4/5 counter. The proposed divide-by-4/5 counter is fabricated in a 0.13-µm CMOS process. The measured maximum operating frequency and power consumption of the counter are 600 MHz and 8.35 µW at a 0.5 V supply voltage. HSPICE simulations demonstrate that the proposed counter (divide-by-4) reduces power-delay product (PDP) by 37%, 71%, and 57% from those of the TGFF counter, Yang's counter [1], and the E-TSPC counter [2], respectively.},
keywords={},
doi={10.1587/transele.E92.C.890},
ISSN={1745-1353},
month={June},}
Copiar
TY - JOUR
TI - High-Speed and Ultra-Low-Voltage Divide-by-4/5 Counter for Frequency Synthesizer
T2 - IEICE TRANSACTIONS on Electronics
SP - 890
EP - 893
AU - Yu-Lung LO
AU - Wei-Bin YANG
AU - Ting-Sheng CHAO
AU - Kuo-Hsing CHENG
PY - 2009
DO - 10.1587/transele.E92.C.890
JO - IEICE TRANSACTIONS on Electronics
SN - 1745-1353
VL - E92-C
IS - 6
JA - IEICE TRANSACTIONS on Electronics
Y1 - June 2009
AB - A high-speed and ultra-low-voltage divide-by-4/5 counter with dynamic floating input D flip-flop (DFIDFF) is presented in this paper. The proposed DFIDFF and control logic gates are merged to reduce effective capacitance of internal and external nodes, and increase the operating speed of divide-by-4/5 counter. The proposed divide-by-4/5 counter is fabricated in a 0.13-µm CMOS process. The measured maximum operating frequency and power consumption of the counter are 600 MHz and 8.35 µW at a 0.5 V supply voltage. HSPICE simulations demonstrate that the proposed counter (divide-by-4) reduces power-delay product (PDP) by 37%, 71%, and 57% from those of the TGFF counter, Yang's counter [1], and the E-TSPC counter [2], respectively.
ER -