The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
Um novo buffer de E/S de tensão mista para operação de baixa tensão e baixa latência é proposto neste artigo. O buffer proposto adota um novo esquema de controle de tempo baseado em atraso para evitar com eficiência problemas como tensão de óxido de porta e degradação de transportadores quentes. O esquema de controle de temporização proposto também permite que o buffer tenha uma latência mais baixa para transmissão de dados, evitando o uso de circuitos críticos de temporização, como portas de transmissão conectadas em série (TGs) e transistores de pilha tripla. A latência para receber dados em baixa tensão de alimentação também é reduzida pelo emprego de um esquema de polarização de porta de transistor empilhado variável. Os resultados da comparação em um processo CMOS de 80 nm indicaram que o buffer de E/S de tensão mista proposto melhorou até 79.3% para receber dados externos e até 23.8% para transmitir dados internos a uma tensão de alimentação de 1.2 V.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copiar
Joung-Yeal KIM, Su-Jin PARK, Yong-Ki KIM, Sang-Keun HAN, Young-Hyun JUN, Chilgee LEE, Tae Hee HAN, Bai-Sun KONG, "New Low-Voltage Low-Latency Mixed-Voltage I/O Buffer" in IEICE TRANSACTIONS on Electronics,
vol. E93-C, no. 5, pp. 709-711, May 2010, doi: 10.1587/transele.E93.C.709.
Abstract: A new mixed-voltage I/O buffer for low-voltage low-latency operation is proposed in this paper. The proposed buffer adopts a novel delay-based timing-control scheme to efficiently avoid problems like gate-oxide stress and hot-carrier degradation. The proposed timing-control scheme also allows the buffer to have a lower latency for transmitting data by avoiding the use of timing-critical circuits like series-connected transmission gates (TGs) and triple-stacked transistors. The latency for receiving data at low supply voltage is also reduced by employing a variable stacked transistor gate-biasing scheme. Comparison results in an 80-nm CMOS process indicated that the proposed mixed-voltage I/O buffer improved up to 79.3% for receiving the external data and up to 23.8% for transmitting the internal data at a supply voltage of 1.2 V.
URL: https://global.ieice.org/en_transactions/electronics/10.1587/transele.E93.C.709/_p
Copiar
@ARTICLE{e93-c_5_709,
author={Joung-Yeal KIM, Su-Jin PARK, Yong-Ki KIM, Sang-Keun HAN, Young-Hyun JUN, Chilgee LEE, Tae Hee HAN, Bai-Sun KONG, },
journal={IEICE TRANSACTIONS on Electronics},
title={New Low-Voltage Low-Latency Mixed-Voltage I/O Buffer},
year={2010},
volume={E93-C},
number={5},
pages={709-711},
abstract={A new mixed-voltage I/O buffer for low-voltage low-latency operation is proposed in this paper. The proposed buffer adopts a novel delay-based timing-control scheme to efficiently avoid problems like gate-oxide stress and hot-carrier degradation. The proposed timing-control scheme also allows the buffer to have a lower latency for transmitting data by avoiding the use of timing-critical circuits like series-connected transmission gates (TGs) and triple-stacked transistors. The latency for receiving data at low supply voltage is also reduced by employing a variable stacked transistor gate-biasing scheme. Comparison results in an 80-nm CMOS process indicated that the proposed mixed-voltage I/O buffer improved up to 79.3% for receiving the external data and up to 23.8% for transmitting the internal data at a supply voltage of 1.2 V.},
keywords={},
doi={10.1587/transele.E93.C.709},
ISSN={1745-1353},
month={May},}
Copiar
TY - JOUR
TI - New Low-Voltage Low-Latency Mixed-Voltage I/O Buffer
T2 - IEICE TRANSACTIONS on Electronics
SP - 709
EP - 711
AU - Joung-Yeal KIM
AU - Su-Jin PARK
AU - Yong-Ki KIM
AU - Sang-Keun HAN
AU - Young-Hyun JUN
AU - Chilgee LEE
AU - Tae Hee HAN
AU - Bai-Sun KONG
PY - 2010
DO - 10.1587/transele.E93.C.709
JO - IEICE TRANSACTIONS on Electronics
SN - 1745-1353
VL - E93-C
IS - 5
JA - IEICE TRANSACTIONS on Electronics
Y1 - May 2010
AB - A new mixed-voltage I/O buffer for low-voltage low-latency operation is proposed in this paper. The proposed buffer adopts a novel delay-based timing-control scheme to efficiently avoid problems like gate-oxide stress and hot-carrier degradation. The proposed timing-control scheme also allows the buffer to have a lower latency for transmitting data by avoiding the use of timing-critical circuits like series-connected transmission gates (TGs) and triple-stacked transistors. The latency for receiving data at low supply voltage is also reduced by employing a variable stacked transistor gate-biasing scheme. Comparison results in an 80-nm CMOS process indicated that the proposed mixed-voltage I/O buffer improved up to 79.3% for receiving the external data and up to 23.8% for transmitting the internal data at a supply voltage of 1.2 V.
ER -