The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
Este artigo descreve o projeto de um buffer de memória em pipeline escalável para um switch ATM de buffer escalável compartilhado. A arquitetura de memória fornece alta velocidade e escalabilidade e elimina a restrição do tempo de ciclo de memória em um switch ATM de buffer compartilhado. Ele fornece desempenho versátil em um switch ATM de buffer compartilhado usando sua escalabilidade. A arquitetura consiste em uma configuração de array 2-D de pequenos bancos de memória. Aumentar a configuração do array aumenta toda a capacidade de memória. O tempo máximo de ciclo de uma memória escalável projetada é de 4 ns. A memória projetada está embutida no chip protótipo de um switch ATM com buffer escalável compartilhado com 4
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copiar
Gab Joong JEONG, MoonKey LEE, "A Scalable Pipelined Memory Architecture for Fast ATM Packet Switching" in IEICE TRANSACTIONS on Fundamentals,
vol. E82-A, no. 9, pp. 1937-1944, September 1999, doi: .
Abstract: This paper describes the design of a scalable pipelined memory buffer for a shared scalable buffer ATM switch. The memory architecture provides high speed and scalability, and eliminates the restriction of memory cycle time in a shared buffer ATM switch. It provides versatile performance in a shared buffer ATM switch using its scalability. The architecture consists of a 2-D array configuration of small memory banks. Increasing the array configuration enlarges the entire memory capacity. Maximum cycle time of a designed scalable memory is 4 ns. The designed memory is embedded in the prototype chip of a shared scalable buffer ATM switch with 4
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/e82-a_9_1937/_p
Copiar
@ARTICLE{e82-a_9_1937,
author={Gab Joong JEONG, MoonKey LEE, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={A Scalable Pipelined Memory Architecture for Fast ATM Packet Switching},
year={1999},
volume={E82-A},
number={9},
pages={1937-1944},
abstract={This paper describes the design of a scalable pipelined memory buffer for a shared scalable buffer ATM switch. The memory architecture provides high speed and scalability, and eliminates the restriction of memory cycle time in a shared buffer ATM switch. It provides versatile performance in a shared buffer ATM switch using its scalability. The architecture consists of a 2-D array configuration of small memory banks. Increasing the array configuration enlarges the entire memory capacity. Maximum cycle time of a designed scalable memory is 4 ns. The designed memory is embedded in the prototype chip of a shared scalable buffer ATM switch with 4
keywords={},
doi={},
ISSN={},
month={September},}
Copiar
TY - JOUR
TI - A Scalable Pipelined Memory Architecture for Fast ATM Packet Switching
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 1937
EP - 1944
AU - Gab Joong JEONG
AU - MoonKey LEE
PY - 1999
DO -
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E82-A
IS - 9
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - September 1999
AB - This paper describes the design of a scalable pipelined memory buffer for a shared scalable buffer ATM switch. The memory architecture provides high speed and scalability, and eliminates the restriction of memory cycle time in a shared buffer ATM switch. It provides versatile performance in a shared buffer ATM switch using its scalability. The architecture consists of a 2-D array configuration of small memory banks. Increasing the array configuration enlarges the entire memory capacity. Maximum cycle time of a designed scalable memory is 4 ns. The designed memory is embedded in the prototype chip of a shared scalable buffer ATM switch with 4
ER -