The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
Um problema conhecido do protocolo de handshake de quatro fases é que é necessária uma fase de retorno a zero dos sinais envolvidos no handshake antes de iniciar outro ciclo, no qual normalmente nenhum trabalho útil é realizado. Neste artigo, primeiro definimos um estilo de especificação fácil de escrever para especificar controladores assíncronos de handshake de quatro fases que podem ser traduzidos para um STG para obter uma implementação em nível de porta usando métodos de síntese existentes. Então, propomos um algoritmo que pega a especificação escrita usando nosso estilo de especificação e encontra um tempo otimizado no qual o overhead de fase ociosa de sua implementação em nível de porta é reduzido.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copiar
Rafael K. MORIZAWA, Takashi NANYA, "A Specification Style of Four-Phase Handshaking Asynchronous Controllers and the Optimization of Its Return-to-Zero Phase" in IEICE TRANSACTIONS on Fundamentals,
vol. E83-A, no. 12, pp. 2446-2455, December 2000, doi: .
Abstract: A known problem of the four-phase handshaking protocol is that a return-to-zero phase of the signals involved in the handshake is necessary before starting another cycle, in which no useful work is usually done. In this paper we first define an easy-to-write specification style to specify four-phase handshaking asynchronous controllers that can be translated to an STG to obtain a gate-level implementation using existing synthesis methods. Then, we propose an algorithm that takes the specification written using our specification style and finds an optimized timing in which the idle-phase overhead of its gate-level implementation is reduced.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/e83-a_12_2446/_p
Copiar
@ARTICLE{e83-a_12_2446,
author={Rafael K. MORIZAWA, Takashi NANYA, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={A Specification Style of Four-Phase Handshaking Asynchronous Controllers and the Optimization of Its Return-to-Zero Phase},
year={2000},
volume={E83-A},
number={12},
pages={2446-2455},
abstract={A known problem of the four-phase handshaking protocol is that a return-to-zero phase of the signals involved in the handshake is necessary before starting another cycle, in which no useful work is usually done. In this paper we first define an easy-to-write specification style to specify four-phase handshaking asynchronous controllers that can be translated to an STG to obtain a gate-level implementation using existing synthesis methods. Then, we propose an algorithm that takes the specification written using our specification style and finds an optimized timing in which the idle-phase overhead of its gate-level implementation is reduced.},
keywords={},
doi={},
ISSN={},
month={December},}
Copiar
TY - JOUR
TI - A Specification Style of Four-Phase Handshaking Asynchronous Controllers and the Optimization of Its Return-to-Zero Phase
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 2446
EP - 2455
AU - Rafael K. MORIZAWA
AU - Takashi NANYA
PY - 2000
DO -
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E83-A
IS - 12
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - December 2000
AB - A known problem of the four-phase handshaking protocol is that a return-to-zero phase of the signals involved in the handshake is necessary before starting another cycle, in which no useful work is usually done. In this paper we first define an easy-to-write specification style to specify four-phase handshaking asynchronous controllers that can be translated to an STG to obtain a gate-level implementation using existing synthesis methods. Then, we propose an algorithm that takes the specification written using our specification style and finds an optimized timing in which the idle-phase overhead of its gate-level implementation is reduced.
ER -