The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
Técnicas de projeto de circuito analógico de baixa tensão (BT) são abordadas neste tutorial. Em particular, (i) considerações tecnológicas; (ii) modelo de transistor capaz de fornecer compensações de desempenho e potência; (iii) técnicas de implementação de baixa tensão capazes de reduzir os requisitos de fornecimento de energia, tais como MOSFETs bulk-driven, de porta flutuante e de auto-cascode; (iv) componentes básicos de BT; (v) topologias de compensação de frequência multiestágio; e (vi) sistemas totalmente diferenciais e totalmente equilibrados.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copiar
Shouli YAN, Edgar SANCHEZ-SINENCIO, "Low Voltage Analog Circuit Design Techniques: A Tutorial" in IEICE TRANSACTIONS on Fundamentals,
vol. E83-A, no. 2, pp. 179-196, February 2000, doi: .
Abstract: Low voltage (LV) analog circuit design techniques are addressed in this tutorial. In particular, (i) technology considerations; (ii) transistor model capable to provide performance and power tradeoffs; (iii) low voltage implementation techniques capable to reduce the power supply requirements, such as bulk-driven, floating-gate, and self-cascode MOSFETs; (iv) basic LV building blocks; (v) multi-stage frequency compensation topologies; and (vi) fully-differential and fully-balanced systems.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/e83-a_2_179/_p
Copiar
@ARTICLE{e83-a_2_179,
author={Shouli YAN, Edgar SANCHEZ-SINENCIO, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Low Voltage Analog Circuit Design Techniques: A Tutorial},
year={2000},
volume={E83-A},
number={2},
pages={179-196},
abstract={Low voltage (LV) analog circuit design techniques are addressed in this tutorial. In particular, (i) technology considerations; (ii) transistor model capable to provide performance and power tradeoffs; (iii) low voltage implementation techniques capable to reduce the power supply requirements, such as bulk-driven, floating-gate, and self-cascode MOSFETs; (iv) basic LV building blocks; (v) multi-stage frequency compensation topologies; and (vi) fully-differential and fully-balanced systems.},
keywords={},
doi={},
ISSN={},
month={February},}
Copiar
TY - JOUR
TI - Low Voltage Analog Circuit Design Techniques: A Tutorial
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 179
EP - 196
AU - Shouli YAN
AU - Edgar SANCHEZ-SINENCIO
PY - 2000
DO -
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E83-A
IS - 2
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - February 2000
AB - Low voltage (LV) analog circuit design techniques are addressed in this tutorial. In particular, (i) technology considerations; (ii) transistor model capable to provide performance and power tradeoffs; (iii) low voltage implementation techniques capable to reduce the power supply requirements, such as bulk-driven, floating-gate, and self-cascode MOSFETs; (iv) basic LV building blocks; (v) multi-stage frequency compensation topologies; and (vi) fully-differential and fully-balanced systems.
ER -