The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
Um terminal de impedância mais baixa é necessário para um terminal de entrada de circuitos de modo de corrente e um terminal de saída de circuitos de modo de tensão para reduzir erros e distorções no processamento de sinais analógicos. Assim, o circuito CMOS com um terminal de impedância muito baixa (circuito VLIT) é um bloco de construção analógico útil para atingir o propósito acima. O terminal de impedância muito baixa no circuito VLIT é executado por uma configuração de realimentação em série shunt. Porém, a realimentação gera um problema de instabilidade e/ou oscilação ao mesmo tempo. O problema pode ser removido por um capacitor de compensação de fase, como é bem conhecido, mas o capacitor não é desejável para circuitos integrados devido à sua grande área. Este artigo propõe uma nova técnica de compensação de fase para o circuito VLIT. A técnica proposta não necessita de capacitores para obter uma margem de fase suficiente e, em vez disso, fornece os tamanhos apropriados de transistor (largura e comprimento da porta). Como resultado, o circuito VLIT tem margem de fase suficiente e opera de forma estável.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copiar
Eitake IBARAGI, Akira HYOGO, Keitaro SEKINE, "A Phase Compensation Technique without Capacitors for the CMOS Circuit with a Very Low Impedance Terminal" in IEICE TRANSACTIONS on Fundamentals,
vol. E83-A, no. 2, pp. 236-242, February 2000, doi: .
Abstract: A lower impedance terminal is necessary for an input terminal of current-mode circuits and an output terminal of voltage-mode circuits to reduce an error and distortion in analog signal processing. Thus, the CMOS circuit with a very low impedance terminal (VLIT circuit) is a useful analog building block to achieve the above purpose. The very low impedance terminal in the VLIT circuit is performed by a shunt-series feedback configuration. However, the feedback generates a problem of instability and/or oscillation at the same time. The problem can be removed by a phase compensation capacitor as known well, but the capacitor is not desirable for integrated circuits due to its large area. This paper proposes a new phase compensation technique for the VLIT circuit. The proposed technique does not need any capacitors to obtain a sufficient phase margin, and instead gives us the appropriate transistor sizes (Width and length of the gate). As a result, the VLIT circuit has an enough phase margin and operates stably.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/e83-a_2_236/_p
Copiar
@ARTICLE{e83-a_2_236,
author={Eitake IBARAGI, Akira HYOGO, Keitaro SEKINE, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={A Phase Compensation Technique without Capacitors for the CMOS Circuit with a Very Low Impedance Terminal},
year={2000},
volume={E83-A},
number={2},
pages={236-242},
abstract={A lower impedance terminal is necessary for an input terminal of current-mode circuits and an output terminal of voltage-mode circuits to reduce an error and distortion in analog signal processing. Thus, the CMOS circuit with a very low impedance terminal (VLIT circuit) is a useful analog building block to achieve the above purpose. The very low impedance terminal in the VLIT circuit is performed by a shunt-series feedback configuration. However, the feedback generates a problem of instability and/or oscillation at the same time. The problem can be removed by a phase compensation capacitor as known well, but the capacitor is not desirable for integrated circuits due to its large area. This paper proposes a new phase compensation technique for the VLIT circuit. The proposed technique does not need any capacitors to obtain a sufficient phase margin, and instead gives us the appropriate transistor sizes (Width and length of the gate). As a result, the VLIT circuit has an enough phase margin and operates stably.},
keywords={},
doi={},
ISSN={},
month={February},}
Copiar
TY - JOUR
TI - A Phase Compensation Technique without Capacitors for the CMOS Circuit with a Very Low Impedance Terminal
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 236
EP - 242
AU - Eitake IBARAGI
AU - Akira HYOGO
AU - Keitaro SEKINE
PY - 2000
DO -
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E83-A
IS - 2
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - February 2000
AB - A lower impedance terminal is necessary for an input terminal of current-mode circuits and an output terminal of voltage-mode circuits to reduce an error and distortion in analog signal processing. Thus, the CMOS circuit with a very low impedance terminal (VLIT circuit) is a useful analog building block to achieve the above purpose. The very low impedance terminal in the VLIT circuit is performed by a shunt-series feedback configuration. However, the feedback generates a problem of instability and/or oscillation at the same time. The problem can be removed by a phase compensation capacitor as known well, but the capacitor is not desirable for integrated circuits due to its large area. This paper proposes a new phase compensation technique for the VLIT circuit. The proposed technique does not need any capacitors to obtain a sufficient phase margin, and instead gives us the appropriate transistor sizes (Width and length of the gate). As a result, the VLIT circuit has an enough phase margin and operates stably.
ER -