The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
Apresentamos uma nova técnica para proteção hierárquica de propriedade intelectual (PI) usando núcleos parcialmente mescláveis. A técnica de particionamento de núcleo proposta garante 100% de proteção do IP crítico, ao mesmo tempo que simplifica a geração de testes para a lógica que é mesclada com o sistema. Como o IP crítico é testado usando BIST, a controlabilidade e a observabilidade das linhas internas no núcleo são aprimoradas e o tempo de aplicação do teste é reduzido. Estudos de caso utilizando os núcleos dos processadores ISIT-DLX e Picojava demonstram a aplicabilidade de nossa técnica.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copiar
Vikram IYENGAR, Hiroshi DATE, Makoto SUGIHARA, Krishnendu CHAKRABARTY, "Hierarchical Intellectual Property Protection Using Partially-Mergeable Cores" in IEICE TRANSACTIONS on Fundamentals,
vol. E84-A, no. 11, pp. 2632-2638, November 2001, doi: .
Abstract: We present a new technique for hierarchical intellectual property (IP) protection using partially-mergeable cores. The proposed core partitioning technique guarantees 100% protection of critical-IP, while simplifying test generation for the logic that is merged with the system. Since critical-IP is tested using BIST, the controllability and observability of internal lines in the core are enhanced, and test application time is reduced. Case studies using the ISIT-DLX and Picojava processor cores demonstrate the applicability of our technique.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/e84-a_11_2632/_p
Copiar
@ARTICLE{e84-a_11_2632,
author={Vikram IYENGAR, Hiroshi DATE, Makoto SUGIHARA, Krishnendu CHAKRABARTY, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Hierarchical Intellectual Property Protection Using Partially-Mergeable Cores},
year={2001},
volume={E84-A},
number={11},
pages={2632-2638},
abstract={We present a new technique for hierarchical intellectual property (IP) protection using partially-mergeable cores. The proposed core partitioning technique guarantees 100% protection of critical-IP, while simplifying test generation for the logic that is merged with the system. Since critical-IP is tested using BIST, the controllability and observability of internal lines in the core are enhanced, and test application time is reduced. Case studies using the ISIT-DLX and Picojava processor cores demonstrate the applicability of our technique.},
keywords={},
doi={},
ISSN={},
month={November},}
Copiar
TY - JOUR
TI - Hierarchical Intellectual Property Protection Using Partially-Mergeable Cores
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 2632
EP - 2638
AU - Vikram IYENGAR
AU - Hiroshi DATE
AU - Makoto SUGIHARA
AU - Krishnendu CHAKRABARTY
PY - 2001
DO -
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E84-A
IS - 11
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - November 2001
AB - We present a new technique for hierarchical intellectual property (IP) protection using partially-mergeable cores. The proposed core partitioning technique guarantees 100% protection of critical-IP, while simplifying test generation for the logic that is merged with the system. Since critical-IP is tested using BIST, the controllability and observability of internal lines in the core are enhanced, and test application time is reduced. Case studies using the ISIT-DLX and Picojava processor cores demonstrate the applicability of our technique.
ER -