The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
Apresentamos a nova cifra de bloco de 128 bits chamada Camélia. Camellia suporta tamanho de bloco de 128 bits e comprimentos de chave de 128, 192 e 256 bits, ou seja, as mesmas especificações de interface do Advanced Encryption Standard (AES). Camellia foi cuidadosamente projetado para resistir a todos os ataques criptoanalíticos conhecidos e até mesmo para ter uma margem de segurança suficientemente grande. Ele também foi projetado para se adequar às implementações de software e hardware e para cobrir todas as aplicações de criptografia possíveis, que vão desde cartões inteligentes de baixo custo até sistemas de rede de alta velocidade. Comparado aos finalistas do AES, o Camellia oferece velocidade de criptografia pelo menos comparável em software e hardware. Uma implementação otimizada do Camellia em linguagem assembly pode criptografar em um Pentium III (1.13 GHz) a uma taxa de 471 Mbits por segundo. Além disso, uma característica distintiva é o seu pequeno design de hardware. Uma implementação de hardware, que inclui criptografia, descriptografia e programação de chaves para chaves de 128 bits, ocupa apenas 9.66 K portas usando uma biblioteca CMOS ASIC de 0.35 µm. Esta é a menor classe entre todas as cifras de bloco de 128 bits existentes. Atende perfeitamente às exigências atuais do mercado em placas wireless, por exemplo, onde o baixo consumo de energia é essencial.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copiar
Kazumaro AOKI, Tetsuya ICHIKAWA, Masayuki KANDA, Mitsuru MATSUI, Shiho MORIAI, Junko NAKAJIMA, Toshio TOKITA, "The 128-Bit Block Cipher Camellia" in IEICE TRANSACTIONS on Fundamentals,
vol. E85-A, no. 1, pp. 11-24, January 2002, doi: .
Abstract: We present the new 128-bit block cipher called Camellia. Camellia supports 128-bit block size and 128-, 192-, and 256-bit key lengths, i.e. the same interface specifications as the Advanced Encryption Standard (AES). Camellia was carefully designed to withstand all known cryptanalytic attacks and even to have a sufficiently large security leeway. It was also designed to suit both software and hardware implementations and to cover all possible encryption applications that range from low-cost smart cards to high-speed network systems. Compared to the AES finalists, Camellia offers at least comparable encryption speed in software and hardware. An optimized implementation of Camellia in assembly language can encrypt on a Pentium III (1.13 GHz) at the rate of 471 Mbits per second. In addition, a distinguishing feature is its small hardware design. A hardware implementation, which includes encryption, decryption, and the key schedule for 128-bit keys, occupies only 9.66 K gates using a 0.35 µm CMOS ASIC library. This is in the smallest class among all existing 128-bit block ciphers. It perfectly meets the current market requirements in wireless cards, for instance, where low power consumption is essential.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/e85-a_1_11/_p
Copiar
@ARTICLE{e85-a_1_11,
author={Kazumaro AOKI, Tetsuya ICHIKAWA, Masayuki KANDA, Mitsuru MATSUI, Shiho MORIAI, Junko NAKAJIMA, Toshio TOKITA, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={The 128-Bit Block Cipher Camellia},
year={2002},
volume={E85-A},
number={1},
pages={11-24},
abstract={We present the new 128-bit block cipher called Camellia. Camellia supports 128-bit block size and 128-, 192-, and 256-bit key lengths, i.e. the same interface specifications as the Advanced Encryption Standard (AES). Camellia was carefully designed to withstand all known cryptanalytic attacks and even to have a sufficiently large security leeway. It was also designed to suit both software and hardware implementations and to cover all possible encryption applications that range from low-cost smart cards to high-speed network systems. Compared to the AES finalists, Camellia offers at least comparable encryption speed in software and hardware. An optimized implementation of Camellia in assembly language can encrypt on a Pentium III (1.13 GHz) at the rate of 471 Mbits per second. In addition, a distinguishing feature is its small hardware design. A hardware implementation, which includes encryption, decryption, and the key schedule for 128-bit keys, occupies only 9.66 K gates using a 0.35 µm CMOS ASIC library. This is in the smallest class among all existing 128-bit block ciphers. It perfectly meets the current market requirements in wireless cards, for instance, where low power consumption is essential.},
keywords={},
doi={},
ISSN={},
month={January},}
Copiar
TY - JOUR
TI - The 128-Bit Block Cipher Camellia
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 11
EP - 24
AU - Kazumaro AOKI
AU - Tetsuya ICHIKAWA
AU - Masayuki KANDA
AU - Mitsuru MATSUI
AU - Shiho MORIAI
AU - Junko NAKAJIMA
AU - Toshio TOKITA
PY - 2002
DO -
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E85-A
IS - 1
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - January 2002
AB - We present the new 128-bit block cipher called Camellia. Camellia supports 128-bit block size and 128-, 192-, and 256-bit key lengths, i.e. the same interface specifications as the Advanced Encryption Standard (AES). Camellia was carefully designed to withstand all known cryptanalytic attacks and even to have a sufficiently large security leeway. It was also designed to suit both software and hardware implementations and to cover all possible encryption applications that range from low-cost smart cards to high-speed network systems. Compared to the AES finalists, Camellia offers at least comparable encryption speed in software and hardware. An optimized implementation of Camellia in assembly language can encrypt on a Pentium III (1.13 GHz) at the rate of 471 Mbits per second. In addition, a distinguishing feature is its small hardware design. A hardware implementation, which includes encryption, decryption, and the key schedule for 128-bit keys, occupies only 9.66 K gates using a 0.35 µm CMOS ASIC library. This is in the smallest class among all existing 128-bit block ciphers. It perfectly meets the current market requirements in wireless cards, for instance, where low power consumption is essential.
ER -