The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
A redundância modular dupla (DMR) serve para executar uma operação duas vezes e detectar um erro suave comparando os resultados da operação duplicada. O erro de software é corrigido pela reexecução das operações necessárias. A reexecução requer dados de entrada livres de erros e registros são necessários para armazenar esses dados necessários livres de erros. Neste artigo, um método para minimizar o número necessário de registros é proposto onde um particionamento de subgráficos apropriado de nós de operação é pesquisado. Além disso, utilizando o método de minimização de registros proposto, é proposta uma minimização da área de unidades funcionais e registros necessários para implementar o projeto DMR.
Yuya KITAZAWA
Saitama University
Kazuhito ITO
Saitama University
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copiar
Yuya KITAZAWA, Kazuhito ITO, "Register Minimization and its Application in Schedule Exploration for Area Minimization for Double Modular Redundancy LSI Design" in IEICE TRANSACTIONS on Fundamentals,
vol. E105-A, no. 3, pp. 530-539, March 2022, doi: 10.1587/transfun.2021VLP0015.
Abstract: Double modular redundancy (DMR) is to execute an operation twice and detect a soft error by comparing the duplicated operation results. The soft error is corrected by re-executing necessary operations. The re-execution requires error-free input data and registers are needed to store such necessary error-free data. In this paper, a method to minimize the required number of registers is proposed where an appropriate subgraph partitioning of operation nodes are searched. In addition, using the proposed register minimization method, a minimization of the area of functional units and registers required to implement the DMR design is proposed.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/transfun.2021VLP0015/_p
Copiar
@ARTICLE{e105-a_3_530,
author={Yuya KITAZAWA, Kazuhito ITO, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Register Minimization and its Application in Schedule Exploration for Area Minimization for Double Modular Redundancy LSI Design},
year={2022},
volume={E105-A},
number={3},
pages={530-539},
abstract={Double modular redundancy (DMR) is to execute an operation twice and detect a soft error by comparing the duplicated operation results. The soft error is corrected by re-executing necessary operations. The re-execution requires error-free input data and registers are needed to store such necessary error-free data. In this paper, a method to minimize the required number of registers is proposed where an appropriate subgraph partitioning of operation nodes are searched. In addition, using the proposed register minimization method, a minimization of the area of functional units and registers required to implement the DMR design is proposed.},
keywords={},
doi={10.1587/transfun.2021VLP0015},
ISSN={1745-1337},
month={March},}
Copiar
TY - JOUR
TI - Register Minimization and its Application in Schedule Exploration for Area Minimization for Double Modular Redundancy LSI Design
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 530
EP - 539
AU - Yuya KITAZAWA
AU - Kazuhito ITO
PY - 2022
DO - 10.1587/transfun.2021VLP0015
JO - IEICE TRANSACTIONS on Fundamentals
SN - 1745-1337
VL - E105-A
IS - 3
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - March 2022
AB - Double modular redundancy (DMR) is to execute an operation twice and detect a soft error by comparing the duplicated operation results. The soft error is corrected by re-executing necessary operations. The re-execution requires error-free input data and registers are needed to store such necessary error-free data. In this paper, a method to minimize the required number of registers is proposed where an appropriate subgraph partitioning of operation nodes are searched. In addition, using the proposed register minimization method, a minimization of the area of functional units and registers required to implement the DMR design is proposed.
ER -