The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
Este artigo apresenta uma implementação FPGA de síntese de alta faixa dinâmica (HDR) em tempo real, que expressa uma ampla faixa dinâmica combinando múltiplas imagens com diferentes exposições usando pirâmides de imagens. Implementamos um pipeline que realiza processamento de streaming em imagens sem usar memória externa. No entanto, a implementação de imagens de alta resolução tem sido difícil devido ao grande uso de memória para buffers de linha. Portanto, propomos um algoritmo de compressão de imagem baseado em modulação adaptativa por código de pulso diferencial (ADPCM). Módulos de compressão baseados no algoritmo podem ser facilmente integrados ao pipeline. Quando a resolução da imagem é 4K e a profundidade da pirâmide é 7, o uso de memória pode ser reduzido pela metade, de 168.48% para 84.32%, com a introdução dos módulos de compressão, resultando em melhor qualidade.
Masahiro NISHIMURA
Nagasaki University
Taito MANABE
Nagasaki University
Yuichiro SHIBATA
Nagasaki University
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copiar
Masahiro NISHIMURA, Taito MANABE, Yuichiro SHIBATA, "Pipelined ADPCM Compression for HDR Synthesis on an FPGA" in IEICE TRANSACTIONS on Fundamentals,
vol. E107-A, no. 3, pp. 531-539, March 2024, doi: 10.1587/transfun.2023VLP0017.
Abstract: This paper presents an FPGA implementation of real-time high dynamic range (HDR) synthesis, which expresses a wide dynamic range by combining multiple images with different exposures using image pyramids. We have implemented a pipeline that performs streaming processing on images without using external memory. However, implementation for high-resolution images has been difficult due to large memory usage for line buffers. Therefore, we propose an image compression algorithm based on adaptive differential pulse code modulation (ADPCM). Compression modules based on the algorithm can be easily integrated into the pipeline. When the image resolution is 4K and the pyramid depth is 7, memory usage can be halved from 168.48% to 84.32% by introducing the compression modules, resulting in better quality.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/transfun.2023VLP0017/_p
Copiar
@ARTICLE{e107-a_3_531,
author={Masahiro NISHIMURA, Taito MANABE, Yuichiro SHIBATA, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Pipelined ADPCM Compression for HDR Synthesis on an FPGA},
year={2024},
volume={E107-A},
number={3},
pages={531-539},
abstract={This paper presents an FPGA implementation of real-time high dynamic range (HDR) synthesis, which expresses a wide dynamic range by combining multiple images with different exposures using image pyramids. We have implemented a pipeline that performs streaming processing on images without using external memory. However, implementation for high-resolution images has been difficult due to large memory usage for line buffers. Therefore, we propose an image compression algorithm based on adaptive differential pulse code modulation (ADPCM). Compression modules based on the algorithm can be easily integrated into the pipeline. When the image resolution is 4K and the pyramid depth is 7, memory usage can be halved from 168.48% to 84.32% by introducing the compression modules, resulting in better quality.},
keywords={},
doi={10.1587/transfun.2023VLP0017},
ISSN={1745-1337},
month={March},}
Copiar
TY - JOUR
TI - Pipelined ADPCM Compression for HDR Synthesis on an FPGA
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 531
EP - 539
AU - Masahiro NISHIMURA
AU - Taito MANABE
AU - Yuichiro SHIBATA
PY - 2024
DO - 10.1587/transfun.2023VLP0017
JO - IEICE TRANSACTIONS on Fundamentals
SN - 1745-1337
VL - E107-A
IS - 3
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - March 2024
AB - This paper presents an FPGA implementation of real-time high dynamic range (HDR) synthesis, which expresses a wide dynamic range by combining multiple images with different exposures using image pyramids. We have implemented a pipeline that performs streaming processing on images without using external memory. However, implementation for high-resolution images has been difficult due to large memory usage for line buffers. Therefore, we propose an image compression algorithm based on adaptive differential pulse code modulation (ADPCM). Compression modules based on the algorithm can be easily integrated into the pipeline. When the image resolution is 4K and the pyramid depth is 7, memory usage can be halved from 168.48% to 84.32% by introducing the compression modules, resulting in better quality.
ER -