The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
É descrito um buffer de tensão de referência para um ADC em pipeline multibit/estágio, onde uma técnica de reforço de estabilização é usada para melhorar a resposta de estabilização dos estágios em pipeline. Um ADC pipeline de 12 bits e 18 MHz com buffer é projetado e simulado com base em um processo CMOS de 0.35 µm. De acordo com os resultados da simulação, a potência consumida pelo buffer de tensão de referência é reduzida em 33% em comparação com aquela sem a técnica de sedimentação boost.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copiar
Shunsuke OKURA, Tetsuro OKURA, Toru IDO, Kenji TANIGUCHI, "A Reference Voltage Buffer with Settling Boost Technique for a 12 bit 18 MHz Multibit/Stage Pipelined A/D Converter" in IEICE TRANSACTIONS on Fundamentals,
vol. E92-A, no. 2, pp. 367-373, February 2009, doi: 10.1587/transfun.E92.A.367.
Abstract: A reference voltage buffer for a multibit/stage pipelined ADC is described, where a settling boost technique is used to improve the settling response of the pipelined stages. A 12 bit 18 MHz pipelined ADC with the buffer is designed and simulated based on a 0.35 µm CMOS process. According to simulation results, the power consumed by the reference voltage buffer is reduced by 33% compared to that without the settling boost technique.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/transfun.E92.A.367/_p
Copiar
@ARTICLE{e92-a_2_367,
author={Shunsuke OKURA, Tetsuro OKURA, Toru IDO, Kenji TANIGUCHI, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={A Reference Voltage Buffer with Settling Boost Technique for a 12 bit 18 MHz Multibit/Stage Pipelined A/D Converter},
year={2009},
volume={E92-A},
number={2},
pages={367-373},
abstract={A reference voltage buffer for a multibit/stage pipelined ADC is described, where a settling boost technique is used to improve the settling response of the pipelined stages. A 12 bit 18 MHz pipelined ADC with the buffer is designed and simulated based on a 0.35 µm CMOS process. According to simulation results, the power consumed by the reference voltage buffer is reduced by 33% compared to that without the settling boost technique.},
keywords={},
doi={10.1587/transfun.E92.A.367},
ISSN={1745-1337},
month={February},}
Copiar
TY - JOUR
TI - A Reference Voltage Buffer with Settling Boost Technique for a 12 bit 18 MHz Multibit/Stage Pipelined A/D Converter
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 367
EP - 373
AU - Shunsuke OKURA
AU - Tetsuro OKURA
AU - Toru IDO
AU - Kenji TANIGUCHI
PY - 2009
DO - 10.1587/transfun.E92.A.367
JO - IEICE TRANSACTIONS on Fundamentals
SN - 1745-1337
VL - E92-A
IS - 2
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - February 2009
AB - A reference voltage buffer for a multibit/stage pipelined ADC is described, where a settling boost technique is used to improve the settling response of the pipelined stages. A 12 bit 18 MHz pipelined ADC with the buffer is designed and simulated based on a 0.35 µm CMOS process. According to simulation results, the power consumed by the reference voltage buffer is reduced by 33% compared to that without the settling boost technique.
ER -