The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
Propomos um modelo para matrizes de processadores 3D tolerantes a falhas usando switches de uma trilha e meia. Processadores sobressalentes são colocados nas duas superfícies opostas da matriz 3D. O processo de compensação de falhas é realizado deslocando os processadores em uma linha reta contínua (chamada de caminho de compensação) de um processador defeituoso para um sobressalente nas superfícies. Não é permitido que os caminhos de compensação estejam em relação de quase acidente entre si. Então, switches com apenas 4 estados são necessários para preservar a topologia da malha 3D após compensar as falhas. Fornecemos um algoritmo de forma conveniente para reconfigurar por hardware as matrizes de malha 3D com falhas. O algoritmo pode reconfigurar as matrizes de malha 3D em tempo polinomial. Por simulação computacional, mostramos as taxas de sobrevivência e a confiabilidade dos arrays que expressam as eficiências de reconfiguração de acordo com o algoritmo. As confiabilidades são comparadas com aquelas do modelo utilizando trilhas duplas para o qual a relação de quase-acidente entre os caminhos de compensação é permitida, mas cujo overhead de hardware é quase o dobro do modelo proposto utilizando uma trilha e meia. Finalmente, projetamos um circuito lógico para realização do algoritmo em hardware. Usando o circuito, podemos construir uma matriz de malha 3D auto-reconfigurável integrada que a reconfiguração é feita muito rapidamente, sem a ajuda de um computador host.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copiar
Itsuo TAKANAMI, Tadayoshi HORITA, "A Built-in Self-Reconfigurable Scheme for 3D Mesh Arrays" in IEICE TRANSACTIONS on Information,
vol. E82-D, no. 12, pp. 1554-1562, December 1999, doi: .
Abstract: We propose a model for fault tolerant 3D processor arrays using one-and-half track switches. Spare processors are laid on the two opposite surfaces of the 3D array. The fault compensation process is performed by shifting processors on a continuous straight line (called compensation path) from a faulty processor to a spare on the surfaces. It is not allowed that compensantion paths are in the near-miss relation each other. Then, switches with only 4 states are needed to preserve the 3D mesh topology after compensating for faults. We give an algorithm in a convenient form for reconfiguring by hardware the 3D mesh arrays with faults. The algorithm can reconfigure the 3D mesh arrays in polynomial time. By computer simulation, we show the survival rates and the reliabilities of arrays which express the efficiencies of reconfiguration according to the algorithm. The reliabilities are compared with those of the model using double tracks for which the near-miss relation among compensation paths is allowed, but whose hardware overhead is almost double of that of the proposed model using one-and-half track. Finally, we design a logical circuit for hardware realization of the algorithm. Using the circuit, we can construct such a built-in self-reconfigurable 3D mesh array that the reconfiguration is done very quickly without an aid of a host computer.
URL: https://global.ieice.org/en_transactions/information/10.1587/e82-d_12_1554/_p
Copiar
@ARTICLE{e82-d_12_1554,
author={Itsuo TAKANAMI, Tadayoshi HORITA, },
journal={IEICE TRANSACTIONS on Information},
title={A Built-in Self-Reconfigurable Scheme for 3D Mesh Arrays},
year={1999},
volume={E82-D},
number={12},
pages={1554-1562},
abstract={We propose a model for fault tolerant 3D processor arrays using one-and-half track switches. Spare processors are laid on the two opposite surfaces of the 3D array. The fault compensation process is performed by shifting processors on a continuous straight line (called compensation path) from a faulty processor to a spare on the surfaces. It is not allowed that compensantion paths are in the near-miss relation each other. Then, switches with only 4 states are needed to preserve the 3D mesh topology after compensating for faults. We give an algorithm in a convenient form for reconfiguring by hardware the 3D mesh arrays with faults. The algorithm can reconfigure the 3D mesh arrays in polynomial time. By computer simulation, we show the survival rates and the reliabilities of arrays which express the efficiencies of reconfiguration according to the algorithm. The reliabilities are compared with those of the model using double tracks for which the near-miss relation among compensation paths is allowed, but whose hardware overhead is almost double of that of the proposed model using one-and-half track. Finally, we design a logical circuit for hardware realization of the algorithm. Using the circuit, we can construct such a built-in self-reconfigurable 3D mesh array that the reconfiguration is done very quickly without an aid of a host computer.},
keywords={},
doi={},
ISSN={},
month={December},}
Copiar
TY - JOUR
TI - A Built-in Self-Reconfigurable Scheme for 3D Mesh Arrays
T2 - IEICE TRANSACTIONS on Information
SP - 1554
EP - 1562
AU - Itsuo TAKANAMI
AU - Tadayoshi HORITA
PY - 1999
DO -
JO - IEICE TRANSACTIONS on Information
SN -
VL - E82-D
IS - 12
JA - IEICE TRANSACTIONS on Information
Y1 - December 1999
AB - We propose a model for fault tolerant 3D processor arrays using one-and-half track switches. Spare processors are laid on the two opposite surfaces of the 3D array. The fault compensation process is performed by shifting processors on a continuous straight line (called compensation path) from a faulty processor to a spare on the surfaces. It is not allowed that compensantion paths are in the near-miss relation each other. Then, switches with only 4 states are needed to preserve the 3D mesh topology after compensating for faults. We give an algorithm in a convenient form for reconfiguring by hardware the 3D mesh arrays with faults. The algorithm can reconfigure the 3D mesh arrays in polynomial time. By computer simulation, we show the survival rates and the reliabilities of arrays which express the efficiencies of reconfiguration according to the algorithm. The reliabilities are compared with those of the model using double tracks for which the near-miss relation among compensation paths is allowed, but whose hardware overhead is almost double of that of the proposed model using one-and-half track. Finally, we design a logical circuit for hardware realization of the algorithm. Using the circuit, we can construct such a built-in self-reconfigurable 3D mesh array that the reconfiguration is done very quickly without an aid of a host computer.
ER -