The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
Os modelos de distorção estatística disponíveis são muito conservadores na estimativa da distorção do relógio esperada de uma árvore H bem balanceada. Novas expressões de forma fechada são apresentadas para estimar com precisão os valores esperados e as variâncias tanto da inclinação do relógio quanto do maior atraso do relógio de uma árvore H bem balanceada. Com base no novo modelo, as otimizações do período de clock da rede de clock H-tree em escala de wafer são investigadas tanto no modo de clock convencional quanto no modo de clock em pipeline. Verifica-se que quando o modo de clock convencional é usado, a otimização do período de clock da árvore H da escala wafer é reduzida à minimização do maior atraso de clock esperado sob restrição de área e restrição de energia. Por outro lado, quando o modo de clock pipeline é considerado, a otimização é reduzida à minimização da distorção esperada do clock sob restrição de energia. Os resultados obtidos neste artigo são muito úteis no projeto de otimização de redes de distribuição de relógio H-tree em escala de wafer.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copiar
Xiaohong JIANG, Susumu HORIGUCHI, "Statistical Skew Modeling and Clock Period Optimization of Wafer Scale H-Tree Clock Distribution Network" in IEICE TRANSACTIONS on Information,
vol. E84-D, no. 11, pp. 1476-1485, November 2001, doi: .
Abstract: Available statistical skew models are too conservative in estimating the expected clock skew of a well-balanced H-tree. New closed form expressions are presented for accurately estimating the expected values and the variances of both the clock skew and the largest clock delay of a well-balanced H-tree. Based on the new model, clock period optimizations of wafer scale H-tree clock network are investigated under both conventional clocking mode and pipelined clocking mode. It is found that when the conventional clocking mode is used, clock period optimization of wafer scale H-tree is reduced to the minimization of expected largest clock delay under both area restriction and power restriction. On the other hand, when the pipelined clocking mode is considered, the optimization is reduced to the minimization of expected clock skew under power restriction. The results obtained in this paper are very useful in the optimization design of wafer scale H-tree clock distribution networks.
URL: https://global.ieice.org/en_transactions/information/10.1587/e84-d_11_1476/_p
Copiar
@ARTICLE{e84-d_11_1476,
author={Xiaohong JIANG, Susumu HORIGUCHI, },
journal={IEICE TRANSACTIONS on Information},
title={Statistical Skew Modeling and Clock Period Optimization of Wafer Scale H-Tree Clock Distribution Network},
year={2001},
volume={E84-D},
number={11},
pages={1476-1485},
abstract={Available statistical skew models are too conservative in estimating the expected clock skew of a well-balanced H-tree. New closed form expressions are presented for accurately estimating the expected values and the variances of both the clock skew and the largest clock delay of a well-balanced H-tree. Based on the new model, clock period optimizations of wafer scale H-tree clock network are investigated under both conventional clocking mode and pipelined clocking mode. It is found that when the conventional clocking mode is used, clock period optimization of wafer scale H-tree is reduced to the minimization of expected largest clock delay under both area restriction and power restriction. On the other hand, when the pipelined clocking mode is considered, the optimization is reduced to the minimization of expected clock skew under power restriction. The results obtained in this paper are very useful in the optimization design of wafer scale H-tree clock distribution networks.},
keywords={},
doi={},
ISSN={},
month={November},}
Copiar
TY - JOUR
TI - Statistical Skew Modeling and Clock Period Optimization of Wafer Scale H-Tree Clock Distribution Network
T2 - IEICE TRANSACTIONS on Information
SP - 1476
EP - 1485
AU - Xiaohong JIANG
AU - Susumu HORIGUCHI
PY - 2001
DO -
JO - IEICE TRANSACTIONS on Information
SN -
VL - E84-D
IS - 11
JA - IEICE TRANSACTIONS on Information
Y1 - November 2001
AB - Available statistical skew models are too conservative in estimating the expected clock skew of a well-balanced H-tree. New closed form expressions are presented for accurately estimating the expected values and the variances of both the clock skew and the largest clock delay of a well-balanced H-tree. Based on the new model, clock period optimizations of wafer scale H-tree clock network are investigated under both conventional clocking mode and pipelined clocking mode. It is found that when the conventional clocking mode is used, clock period optimization of wafer scale H-tree is reduced to the minimization of expected largest clock delay under both area restriction and power restriction. On the other hand, when the pipelined clocking mode is considered, the optimization is reduced to the minimization of expected clock skew under power restriction. The results obtained in this paper are very useful in the optimization design of wafer scale H-tree clock distribution networks.
ER -