The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
As operações de conversão de formato entre um número de ponto flutuante e um número inteiro e uma operação de arredondamento são as operações de ponto flutuante padrão importantes. Na maioria dos casos, essas operações são implementadas adicionando hardware adicional ao somador de ponto flutuante. O método SR (arredondamento simultâneo), uma das técnicas utilizadas para melhorar o desempenho do somador de ponto flutuante, pode realizar operações de adição e arredondamento no mesmo estágio e é um método eficiente no que diz respeito à área de silício e seu desempenho. Neste artigo, um modelo de hardware para executar CRops (operações de conversão e arredondamento) para o somador de ponto flutuante SR é apresentado e os CRops são analisados no modelo de hardware proposto. Detalhes de implementação também são discutidos. O esquema proposto pode manter as vantagens do método SR e pode realizar cada CRop com três estágios de pipeline.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copiar
Woo-Chan PARK, Cheol-Ho JEONG, Tack-Don HAN, "Design of the Floating-Point Adder Supporting the Format Conversion and the Rounding Operations with Simultaneous Rounding Scheme" in IEICE TRANSACTIONS on Information,
vol. E85-D, no. 8, pp. 1341-1345, August 2002, doi: .
Abstract: The format conversion operations between a floating-point number and an integer number and a round operation are the important standard floating-point operations. In most cases, these operations are implemented by adding additional hardware to the floating-point adder. The SR (simultaneous rounding) method, one of the techniques used to improve the performance of the floating-point adder, can perform addition and rounding operations at the same stage and is an efficient method with respect to the silicon area and its performance. In this paper, a hardware model to execute CRops (conversion and rounding operations) for the SR floating-point adder is presented and CRops are analyzed on the proposed hardware model. Implementation details are also discussed. The proposed scheme can maintain the advantages of the SR method and can perform each CRop with three pipeline stages.
URL: https://global.ieice.org/en_transactions/information/10.1587/e85-d_8_1341/_p
Copiar
@ARTICLE{e85-d_8_1341,
author={Woo-Chan PARK, Cheol-Ho JEONG, Tack-Don HAN, },
journal={IEICE TRANSACTIONS on Information},
title={Design of the Floating-Point Adder Supporting the Format Conversion and the Rounding Operations with Simultaneous Rounding Scheme},
year={2002},
volume={E85-D},
number={8},
pages={1341-1345},
abstract={The format conversion operations between a floating-point number and an integer number and a round operation are the important standard floating-point operations. In most cases, these operations are implemented by adding additional hardware to the floating-point adder. The SR (simultaneous rounding) method, one of the techniques used to improve the performance of the floating-point adder, can perform addition and rounding operations at the same stage and is an efficient method with respect to the silicon area and its performance. In this paper, a hardware model to execute CRops (conversion and rounding operations) for the SR floating-point adder is presented and CRops are analyzed on the proposed hardware model. Implementation details are also discussed. The proposed scheme can maintain the advantages of the SR method and can perform each CRop with three pipeline stages.},
keywords={},
doi={},
ISSN={},
month={August},}
Copiar
TY - JOUR
TI - Design of the Floating-Point Adder Supporting the Format Conversion and the Rounding Operations with Simultaneous Rounding Scheme
T2 - IEICE TRANSACTIONS on Information
SP - 1341
EP - 1345
AU - Woo-Chan PARK
AU - Cheol-Ho JEONG
AU - Tack-Don HAN
PY - 2002
DO -
JO - IEICE TRANSACTIONS on Information
SN -
VL - E85-D
IS - 8
JA - IEICE TRANSACTIONS on Information
Y1 - August 2002
AB - The format conversion operations between a floating-point number and an integer number and a round operation are the important standard floating-point operations. In most cases, these operations are implemented by adding additional hardware to the floating-point adder. The SR (simultaneous rounding) method, one of the techniques used to improve the performance of the floating-point adder, can perform addition and rounding operations at the same stage and is an efficient method with respect to the silicon area and its performance. In this paper, a hardware model to execute CRops (conversion and rounding operations) for the SR floating-point adder is presented and CRops are analyzed on the proposed hardware model. Implementation details are also discussed. The proposed scheme can maintain the advantages of the SR method and can perform each CRop with three pipeline stages.
ER -