The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
Um arranjo de portas programáveis em campo não voláteis (NV-FPGA), onde as informações de configuração do circuito ainda permanecem sem fonte de alimentação, oferece uma solução poderosa contra o problema de energia em espera. Neste artigo, um NV-FPGA é proposto onde a lógica programável e os blocos funcionais de interconexão são descritos em uma linguagem de descrição de hardware e são enviados através de um fluxo de design baseado em célula padrão com flip-flops não voláteis. O uso do fluxo de projeto baseado em células padrão torna possível migrar qualquer tecnologia de processo arbitrária e realizar simulação em nível de arquitetura com informações físicas. Como um exemplo típico, o NV-FPGA proposto é projetado sob tecnologias de junção de túnel magnético (MTJ) de 55nm CMOS/100nm, e o desempenho do NV-FPGA proposto é avaliado em comparação com o de um FPGA volátil somente CMOS.
Daisuke SUZUKI
University of Aizu
Takahiro HANYU
Tohoku University
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copiar
Daisuke SUZUKI, Takahiro HANYU, "Nonvolatile Field-Programmable Gate Array Using a Standard-Cell-Based Design Flow" in IEICE TRANSACTIONS on Information,
vol. E104-D, no. 8, pp. 1111-1120, August 2021, doi: 10.1587/transinf.2020LOP0010.
Abstract: A nonvolatile field-programmable gate array (NV-FPGA), where the circuit-configuration information still remains without power supply, offers a powerful solution against the standby power issue. In this paper, an NV-FPGA is proposed where the programmable logic and interconnect function blocks are described in a hardware description language and are pushed through a standard-cell-based design flow with nonvolatile flip-flops. The use of the standard-cell-based design flow makes it possible to migrate any arbitrary process technology and to perform architecture-level simulation with physical information. As a typical example, the proposed NV-FPGA is designed under 55nm CMOS/100nm magnetic tunnel junction (MTJ) technologies, and the performance of the proposed NV-FPGA is evaluated in comparison with that of a CMOS-only volatile FPGA.
URL: https://global.ieice.org/en_transactions/information/10.1587/transinf.2020LOP0010/_p
Copiar
@ARTICLE{e104-d_8_1111,
author={Daisuke SUZUKI, Takahiro HANYU, },
journal={IEICE TRANSACTIONS on Information},
title={Nonvolatile Field-Programmable Gate Array Using a Standard-Cell-Based Design Flow},
year={2021},
volume={E104-D},
number={8},
pages={1111-1120},
abstract={A nonvolatile field-programmable gate array (NV-FPGA), where the circuit-configuration information still remains without power supply, offers a powerful solution against the standby power issue. In this paper, an NV-FPGA is proposed where the programmable logic and interconnect function blocks are described in a hardware description language and are pushed through a standard-cell-based design flow with nonvolatile flip-flops. The use of the standard-cell-based design flow makes it possible to migrate any arbitrary process technology and to perform architecture-level simulation with physical information. As a typical example, the proposed NV-FPGA is designed under 55nm CMOS/100nm magnetic tunnel junction (MTJ) technologies, and the performance of the proposed NV-FPGA is evaluated in comparison with that of a CMOS-only volatile FPGA.},
keywords={},
doi={10.1587/transinf.2020LOP0010},
ISSN={1745-1361},
month={August},}
Copiar
TY - JOUR
TI - Nonvolatile Field-Programmable Gate Array Using a Standard-Cell-Based Design Flow
T2 - IEICE TRANSACTIONS on Information
SP - 1111
EP - 1120
AU - Daisuke SUZUKI
AU - Takahiro HANYU
PY - 2021
DO - 10.1587/transinf.2020LOP0010
JO - IEICE TRANSACTIONS on Information
SN - 1745-1361
VL - E104-D
IS - 8
JA - IEICE TRANSACTIONS on Information
Y1 - August 2021
AB - A nonvolatile field-programmable gate array (NV-FPGA), where the circuit-configuration information still remains without power supply, offers a powerful solution against the standby power issue. In this paper, an NV-FPGA is proposed where the programmable logic and interconnect function blocks are described in a hardware description language and are pushed through a standard-cell-based design flow with nonvolatile flip-flops. The use of the standard-cell-based design flow makes it possible to migrate any arbitrary process technology and to perform architecture-level simulation with physical information. As a typical example, the proposed NV-FPGA is designed under 55nm CMOS/100nm magnetic tunnel junction (MTJ) technologies, and the performance of the proposed NV-FPGA is evaluated in comparison with that of a CMOS-only volatile FPGA.
ER -