The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
Este artigo apresenta um projeto de varredura para testabilidade de faltas por atraso de circuitos lógicos de 2 trilhos. Os flip-flops usados no projeto de varredura são baseados em mestre-escravo. O projeto de varredura proposto fornece cobertura completa de falhas em testes de falhas de atraso de circuitos lógicos de 2 trilhos. No teste de dois padrões com o projeto de varredura proposto, os vetores iniciais são definidos usando a operação set-reset, e a operação de varredura para vetores iniciais não é necessária. Conseqüentemente, o tempo de aplicação do teste é reduzido para cerca de metade do design de digitalização aprimorado. Como a função adicional é apenas a operação de reinicialização da trava escrava, a sobrecarga de área é pequena. A avaliação mostra que as diferenças na sobrecarga de área do projeto de varredura proposto em relação ao projeto de varredura padrão e ao projeto de varredura aprimorado são de 2.1 e -14.5 por cento em média, respectivamente.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copiar
Kentaroh KATOH, Kazuteru NAMBA, Hideo ITO, "Design for Delay Fault Testability of 2-Rail Logic Circuits" in IEICE TRANSACTIONS on Information,
vol. E92-D, no. 2, pp. 336-341, February 2009, doi: 10.1587/transinf.E92.D.336.
Abstract: This paper presents a scan design for delay fault testability of 2-rail logic circuits. The flip flops used in the scan design are based on master-slave ones. The proposed scan design provides complete fault coverage in delay fault testing of 2-rail logic circuits. In two-pattern testing with the proposed scan design, initial vectors are set using the set-reset operation, and the scan-in operation for initial vectors is not required. Hence, the test application time is reduced to about half that of the enhanced scan design. Because the additional function is only the set-reset operation of the slave latch, the area overhead is small. The evaluation shows that the differences in the area overhead of the proposed scan design from those of the standard scan design and the enhanced scan design are 2.1 and -14.5 percent on average, respectively.
URL: https://global.ieice.org/en_transactions/information/10.1587/transinf.E92.D.336/_p
Copiar
@ARTICLE{e92-d_2_336,
author={Kentaroh KATOH, Kazuteru NAMBA, Hideo ITO, },
journal={IEICE TRANSACTIONS on Information},
title={Design for Delay Fault Testability of 2-Rail Logic Circuits},
year={2009},
volume={E92-D},
number={2},
pages={336-341},
abstract={This paper presents a scan design for delay fault testability of 2-rail logic circuits. The flip flops used in the scan design are based on master-slave ones. The proposed scan design provides complete fault coverage in delay fault testing of 2-rail logic circuits. In two-pattern testing with the proposed scan design, initial vectors are set using the set-reset operation, and the scan-in operation for initial vectors is not required. Hence, the test application time is reduced to about half that of the enhanced scan design. Because the additional function is only the set-reset operation of the slave latch, the area overhead is small. The evaluation shows that the differences in the area overhead of the proposed scan design from those of the standard scan design and the enhanced scan design are 2.1 and -14.5 percent on average, respectively.},
keywords={},
doi={10.1587/transinf.E92.D.336},
ISSN={1745-1361},
month={February},}
Copiar
TY - JOUR
TI - Design for Delay Fault Testability of 2-Rail Logic Circuits
T2 - IEICE TRANSACTIONS on Information
SP - 336
EP - 341
AU - Kentaroh KATOH
AU - Kazuteru NAMBA
AU - Hideo ITO
PY - 2009
DO - 10.1587/transinf.E92.D.336
JO - IEICE TRANSACTIONS on Information
SN - 1745-1361
VL - E92-D
IS - 2
JA - IEICE TRANSACTIONS on Information
Y1 - February 2009
AB - This paper presents a scan design for delay fault testability of 2-rail logic circuits. The flip flops used in the scan design are based on master-slave ones. The proposed scan design provides complete fault coverage in delay fault testing of 2-rail logic circuits. In two-pattern testing with the proposed scan design, initial vectors are set using the set-reset operation, and the scan-in operation for initial vectors is not required. Hence, the test application time is reduced to about half that of the enhanced scan design. Because the additional function is only the set-reset operation of the slave latch, the area overhead is small. The evaluation shows that the differences in the area overhead of the proposed scan design from those of the standard scan design and the enhanced scan design are 2.1 and -14.5 percent on average, respectively.
ER -