The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. ex. Some numerals are expressed as "XNUMX".
Copyrights notice
The original paper is in English. Non-English content has been machine-translated and may contain typographical errors or mistranslations. Copyrights notice
Este artigo propõe abordagens para realizar partição HW/SW (Hardware/Software) e paralelização de tarefas de computação intensiva do algoritmo de decodificação H.264 HiP (High Profile) em um sistema multimídia reconfigurável de granulação grossa embarcado, denominado REMUS (REconfigurable MULtimedia System ). Diversas técnicas, como paralelização baseada em MB (Macro-Block), operação de sub-bloco não fixo, etc., são utilizadas para acelerar o processo de decodificação, satisfazendo os requisitos de aplicações H.264 em tempo real e de alta qualidade. Os testes mostram que o desempenho de execução de MC (Compensação de movimento), desbloqueio e IDCT-IQ (Inversa Discrete Cosine Transform-Inverse Quantization) no REMUS é melhorado em 60%, 73%, 88.5% no caso típico e 60%, 69 %, 88.5% no pior caso, respectivamente em comparação com o XPP PACT (um processador reconfigurável comercial). Em comparação com as soluções ASIC, o desempenho do MC é melhorado em 70%, 74% no caso típico e no pior caso, respectivamente, enquanto os do Deblocking permanecem os mesmos. Quanto ao IDCT_IQ, o desempenho é melhorado em 17%, independentemente do caso típico ou do pior caso. Baseando-se nas técnicas propostas, 1080p@30 fps de decodificação H.264 HiP@ Nível 4 poderia ser alcançado no REMUS ao utilizar uma frequência de trabalho de 200 MHz.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copiar
Tongsheng GENG, Leibo LIU, Shouyi YIN, Min ZHU, Shaojun WEI, "Parallelization of Computing-Intensive Tasks of the H.264 High Profile Decoding Algorithm on a Reconfigurable Multimedia System" in IEICE TRANSACTIONS on Information,
vol. E93-D, no. 12, pp. 3223-3231, December 2010, doi: 10.1587/transinf.E93.D.3223.
Abstract: This paper proposes approaches to perform HW/SW (Hardware/Software) partition and parallelization of computing-intensive tasks of the H.264 HiP (High Profile) decoding algorithm on an embedded coarse-grained reconfigurable multimedia system, called REMUS (REconfigurable MUltimedia System). Several techniques, such as MB (Macro-Block) based parallelization, unfixed sub-block operation etc., are utilized to speed up the decoding process, satisfying the requirements of real-time and high quality H.264 applications. Tests show that the execution performance of MC (Motion Compensation), deblocking, and IDCT-IQ (Inverse Discrete Cosine Transform-Inverse Quantization) on REMUS is improved by 60%, 73%, 88.5% in the typical case and 60%, 69%, 88.5% in the worst case, respectively compared with that on XPP PACT (a commercial reconfigurable processor). Compared with ASIC solutions, the performance of MC is improved by 70%, 74% in the typical and in the worst case, respectively, while those of Deblocking remain the same. As for IDCT_IQ, the performance is improved by 17% no matter in the typical or worst case. Relying on the proposed techniques, 1080p@30 fps of H.264 HiP@ Level 4 decoding could be achieved on REMUS when utilizing a 200 MHz working frequency.
URL: https://global.ieice.org/en_transactions/information/10.1587/transinf.E93.D.3223/_p
Copiar
@ARTICLE{e93-d_12_3223,
author={Tongsheng GENG, Leibo LIU, Shouyi YIN, Min ZHU, Shaojun WEI, },
journal={IEICE TRANSACTIONS on Information},
title={Parallelization of Computing-Intensive Tasks of the H.264 High Profile Decoding Algorithm on a Reconfigurable Multimedia System},
year={2010},
volume={E93-D},
number={12},
pages={3223-3231},
abstract={This paper proposes approaches to perform HW/SW (Hardware/Software) partition and parallelization of computing-intensive tasks of the H.264 HiP (High Profile) decoding algorithm on an embedded coarse-grained reconfigurable multimedia system, called REMUS (REconfigurable MUltimedia System). Several techniques, such as MB (Macro-Block) based parallelization, unfixed sub-block operation etc., are utilized to speed up the decoding process, satisfying the requirements of real-time and high quality H.264 applications. Tests show that the execution performance of MC (Motion Compensation), deblocking, and IDCT-IQ (Inverse Discrete Cosine Transform-Inverse Quantization) on REMUS is improved by 60%, 73%, 88.5% in the typical case and 60%, 69%, 88.5% in the worst case, respectively compared with that on XPP PACT (a commercial reconfigurable processor). Compared with ASIC solutions, the performance of MC is improved by 70%, 74% in the typical and in the worst case, respectively, while those of Deblocking remain the same. As for IDCT_IQ, the performance is improved by 17% no matter in the typical or worst case. Relying on the proposed techniques, 1080p@30 fps of H.264 HiP@ Level 4 decoding could be achieved on REMUS when utilizing a 200 MHz working frequency.},
keywords={},
doi={10.1587/transinf.E93.D.3223},
ISSN={1745-1361},
month={December},}
Copiar
TY - JOUR
TI - Parallelization of Computing-Intensive Tasks of the H.264 High Profile Decoding Algorithm on a Reconfigurable Multimedia System
T2 - IEICE TRANSACTIONS on Information
SP - 3223
EP - 3231
AU - Tongsheng GENG
AU - Leibo LIU
AU - Shouyi YIN
AU - Min ZHU
AU - Shaojun WEI
PY - 2010
DO - 10.1587/transinf.E93.D.3223
JO - IEICE TRANSACTIONS on Information
SN - 1745-1361
VL - E93-D
IS - 12
JA - IEICE TRANSACTIONS on Information
Y1 - December 2010
AB - This paper proposes approaches to perform HW/SW (Hardware/Software) partition and parallelization of computing-intensive tasks of the H.264 HiP (High Profile) decoding algorithm on an embedded coarse-grained reconfigurable multimedia system, called REMUS (REconfigurable MUltimedia System). Several techniques, such as MB (Macro-Block) based parallelization, unfixed sub-block operation etc., are utilized to speed up the decoding process, satisfying the requirements of real-time and high quality H.264 applications. Tests show that the execution performance of MC (Motion Compensation), deblocking, and IDCT-IQ (Inverse Discrete Cosine Transform-Inverse Quantization) on REMUS is improved by 60%, 73%, 88.5% in the typical case and 60%, 69%, 88.5% in the worst case, respectively compared with that on XPP PACT (a commercial reconfigurable processor). Compared with ASIC solutions, the performance of MC is improved by 70%, 74% in the typical and in the worst case, respectively, while those of Deblocking remain the same. As for IDCT_IQ, the performance is improved by 17% no matter in the typical or worst case. Relying on the proposed techniques, 1080p@30 fps of H.264 HiP@ Level 4 decoding could be achieved on REMUS when utilizing a 200 MHz working frequency.
ER -